etc:users:jcmvbkbc:linux-xtensa:esp32s3:mmu
Differences
This shows you the differences between two versions of the page.
Next revision | Previous revision | ||
etc:users:jcmvbkbc:linux-xtensa:esp32s3:mmu [2024/02/06 16:51] – created jcmvbkbc | etc:users:jcmvbkbc:linux-xtensa:esp32s3:mmu [2024/02/09 01:35] (current) – jcmvbkbc | ||
---|---|---|---|
Line 1: | Line 1: | ||
- | ===== SoC MMU ===== | + | ====== SoC MMU ====== |
FLASH and PSRAM in ESP32* chips are attached through MMU which allows mapping different parts of FLASH and/or PSRAM into fixed address ranges. It's not very well documented for the ESP32 and I can't find any documentation for ESP32S3, so here's the bits scraped from docs, IDF source code, Espressif QEMU models and good old poking into registers-checking the effect. | FLASH and PSRAM in ESP32* chips are attached through MMU which allows mapping different parts of FLASH and/or PSRAM into fixed address ranges. It's not very well documented for the ESP32 and I can't find any documentation for ESP32S3, so here's the bits scraped from docs, IDF source code, Espressif QEMU models and good old poking into registers-checking the effect. | ||
- | ==== ESP32 ==== | + | ===== ESP32 ===== |
- | ==== ESP32S3 ==== | + | ===== ESP32S3 |
- | 512 32-bit entries starting at DR_REG_MMU_TABLE (0x600C5000). | + | 512 32-bit entries starting at DR_REG_MMU_TABLE (0x600C5000). |
etc/users/jcmvbkbc/linux-xtensa/esp32s3/mmu.1707227518.txt.gz · Last modified: 2024/02/06 16:51 by jcmvbkbc