

update\_mmu\_cache is used to update TLB entries after do\_pagefault. It used

```
invalidate_itlb_mapping(addr);
invalidate_dtlb_mapping(addr);
```

to invalidate TLB entry that appeared with the fault. This works with single CPU, but in SMP case update\_mmu\_cache may be called on a CPU different from that that took the exception. Without TLB sanity debugging this leads to looping over the instruction that caused initial pagefault until the wrong TLB entry is kicked out. With TLB sanity debugging enabled this BUGs right away.

The fix:

```
diff --git a/arch/xtensa/mm/cache.c b/arch/xtensa/mm/cache.c
index 81edeab..4a67bb7 100644
--- a/arch/xtensa/mm/cache.c
+++ b/arch/xtensa/mm/cache.c
@@ -159,8 +159,7 @@ update_mmu_cache(struct vm_area_struct * vma, unsigned
long addr, pte_t *ptep)

    /* Invalidate old entry in TLBs */

-    invalidate_itlb_mapping(addr);
-    invalidate_dtlb_mapping(addr);
+    flush_tlb_page(vma, addr);

#ifdef DCACHE_WAY_SIZE > PAGE_SIZE && XCHAL_DCACHE_IS_WRITEBACK
```

From:

<http://wiki.osll.ru/> - **Open Source & Linux Lab**

Permanent link:

[http://wiki.osll.ru/doku.php/etc:users:jcmvbkbc:linux-xtensa:strange\\_tlb\\_values\\_on\\_smp](http://wiki.osll.ru/doku.php/etc:users:jcmvbkbc:linux-xtensa:strange_tlb_values_on_smp)

Last update: **2016/08/08 20:53**

