etc:users:jcmvbkbc:mpc85xx-qemu-linux
Differences
This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revisionNext revisionBoth sides next revision | ||
etc:users:jcmvbkbc:mpc85xx-qemu-linux [2010/01/24 05:40] – jcmvbkbc | user:jcmvbkbc:mpc85xx-qemu-linux [2016/08/07 00:17] – ↷ Page moved from etc:users:jcmvbkbc:mpc85xx-qemu-linux to user:jcmvbkbc:mpc85xx-qemu-linux kel | ||
---|---|---|---|
Line 52: | Line 52: | ||
* configure qemu: ../ | * configure qemu: ../ | ||
* apply some patches :TODO: | * apply some patches :TODO: | ||
+ | |||
Line 64: | Line 65: | ||
* what's the initial MMU setup on entry to kernel? see arch/ | * what's the initial MMU setup on entry to kernel? see arch/ | ||
* why exception in the first mfmsr? mmu_idx, mem_idx -- ?? | * why exception in the first mfmsr? mmu_idx, mem_idx -- ?? | ||
- | * implement tlbsx (done), tlbre (done), tlbwe (done), tlbivax for BookE (needed by arch/ | + | * implement tlbsx (done), tlbre (done), tlbwe (done), tlbivax |
* how softmmu works? how to substitute existing PPC softmmu by TLB-based one? | * how softmmu works? how to substitute existing PPC softmmu by TLB-based one? | ||
* what is hardware TLB entry replacement policy/hash function? | * what is hardware TLB entry replacement policy/hash function? | ||
+ | * need to refactor the whole TLB thing for BookE PPC | ||
===== References ===== | ===== References ===== | ||
- | PowerISA 2.06: http:// | + | * [[http:// |
- | E500 core reference manual (e500corerm.pdf): | + | * [[http:// |
etc/users/jcmvbkbc/mpc85xx-qemu-linux.txt · Last modified: 2016/08/08 20:53 by kel