Cycle-accurate pipeline

5-stage pipeline:

I instruction memory read;

R instruction decode, register access;

E ALU operation, effective address generation;

this stage may be delayed if it accesses a register affected by an earlier load instruction that has not yet reached M stage;

M memory access;

W register write back;

DSYNC < ESYNC < RSYNC < ISYNC