

QEMU support for Xtensa

- Git tree (view): <http://jcmvbkbc.spb.ru/git/?p=dumb/qemu-xtensa.git;a=summary>
- Git tree (clone): <git://jcmvbkbc.spb.ru/dumb/qemu-xtensa.git> / <http://jcmvbkbc.spb.ru/dumb/qemu-xtensa.git>
- Toolchain build scripts (view): <http://jcmvbkbc.spb.ru/git/?p=dumb/xtensa-toolchain-build.git;a=summary>
- Toolchain build scripts (clone): <git://jcmvbkbc.spb.ru/dumb/xtensa-toolchain-build.git> / <http://jcmvbkbc.spb.ru/dumb/xtensa-toolchain-build.git>
- Kernel and rootfs binary archive: http://jcmvbkbc.spb.ru/~dumb/ws/osll/qemu-xtensa/20110829/xtensa-dc232b_kernel_rootfs.tgz

Now active

- MAC16 option implementation;
- cache option implementation;
- debug option implementation;
- [cycle accurate pipeline](#);

Implementation status

- core/basic opcodes implementation;
 - [+] and/or/xor/neg/abs;
 - [+] shifts;
 - [+] add[x*]/sub[x*]/add.n/addi.n;
 - [+] call0, callx0, j, b*;
 - [+] l32*, s32*;
 - [+] accurate SR write semantics;
- options
 - [+] windowed registers;
 - [+] call*/callx*, retw, rotw, rfw, rfwu;
 - [+] accurate overflow triggering;
 - [+] loop option;
 - [+] extended L32R option;
 - [-] MAC16;
 - [-] coprocessors;
 - [-] floating point;
 - [+] boolean registers/commands;
 - [+] memory protection;
 - [+] no-MMU mode;
 - [+] region protection (with/without translation);
 - [+] MMU mode;
 - cache options;
 - [-] memory attributes;
 - [-] memory access timing;

- [-] debug option;
- exceptions;
 - [+] debug (only external);
 - [-] break;
 - [+] window overflow/underflow;
 - [+] user/kernel (invalid insn, privileged insn, alignment, division by 0,...);
 - [+] relocatable vectors;
 - [+] external interrupts;
 - [+] timer interrupts;
 - [-] correct opcode timings?;
 - [+] qemu timer to avoid busy looping in waiti;
- gdbserver;
 - [+] read/write register, `xml-register-map` (not used by gdb);
 - [+] correct SR mapping;
 - [+] debug exception, single step mode;
 - [+] hw/sw breakpoints;
 - [+] gdbserver for different processor types;
- sample evaluation board;
 - [+] memory mapping, ELF loader;
 - [-] standard peripherals;
 - [+] dc232b;
- simulation quality;
 - [+] pass command line arguments to argc/argv SIMCALLs (DAN branch only);
 - [+] TB chaining;
 - cycle accuracy;
 - [-] pipeline/SYNC group;
 - [-] memory access;
 - [-] exceptions;
- [+] external configuration (a-la xtensa overlay)?
- [+] automatic regression test suite;

Events

- 2011.04.20: C++ 'hello world' is working in qemu (stdio, stdlib, simcalls, windowed registers, loops, ext l32r) (:
- 2011.04.26: multithreaded ThreadX application is working in qemu (timer interrupts)
- 2011.04.30: preparation for qemu mainline submission started
- 2011.05.04: first RFC patchset sent to qemu-devel
<http://lists.nongnu.org/archive/html/qemu-devel/2011-05/msg00242.html>
- 2011.05.18: first PATCH patchset sent to qemu-devel
<http://lists.nongnu.org/archive/html/qemu-devel/2011-05/msg01525.html>
- 2011.06.19: [linux boots](#), issues on userspace application startup
- 2011.06.22: successfull userspace app startup in linux
- 2011.06.29: xtensa linux session on qemu-xtensa is available at ssh -p 3333
xtensa@jcmvbkbc.spb.ru with the following private key:

```
-----BEGIN RSA PRIVATE KEY-----
```

```
MIIEpQIBAAKCAQEAA2ycE9iuEtWoN0myLsx5aiEAPDx//MJlmMrx6o6qAUTj+wivk  
kaKQE1yCZMUa/B40BMUST9KffHqIcV9jxDFjagM/dfbdbTxieiNEKyjBsRidEoU
```

```
ytM5f k p H F y g 1 D m C v k X d o U A A z e V C y 5 I L h 6 Z h q p Q p e 6 8 P b 8 v Q L d j 9 Q m w c v O p S 7 d 9 7 q
0 M b G a d I R d g 0 d l V A Y Q / R j u 8 D + k 9 y y g F n / T w Z l T i T / g l E p k / D 4 d q + 8 D 1 U l F N v o h U H 4
3 V Y / g V J 0 C u E Q x 1 0 w S + N T J L S z 2 5 Z 2 e T a N T E E 4 s q q A y 2 z l B e 2 3 E f 4 v Q o 0 m W v m B B i k A
x 6 d P B q K s Q Z C W 6 g G c s H k 7 f M w 0 K 4 H 1 R S 0 L R i A u Q w I D A Q A B A o I B A Q D Z Q 1 m 7 4 3 D x m W 3 7
2 d i 1 f w Y p x b g o 0 o R 3 3 d x f u F 0 t J j + I R o T q Y z F 6 4 D s N t s z e s j o K c L c J c 4 a v 9 B 0 B C M l z
/ C m g 0 4 Z f d 1 D W l i K 3 R P 5 E 3 K m c U A + X 4 9 x Q h Z E P c 1 C w T 1 s j L g 1 L b 7 c e 8 8 5 K Y a i m Q M b Z
n J f z S d 0 0 Q z P P c K E B v 8 g N n r / m s b y 0 y S F Z 0 6 s Q N p S z a b o D 0 u 7 T d s s Y z 2 2 B D a Z 0 E + 4 C
V g 0 L g F H o 9 q E M 0 5 P l T E l R v R d 0 J j V R F 5 M n 9 S e x S x q W K F z l F M N R k k 6 3 F d 3 j 3 4 S t + Z 6 U
V F c 5 0 A M E o J t 8 p P E F N w p b z K 0 C Z y Y h W i 0 2 U S 2 A 8 d 5 a P g o d b 1 W 0 H 1 J d g 0 3 u 9 b 5 Y s J N
h c G j t D w h A o G B A 0 5 / y S b W 5 9 v f U k m w I / s 5 W L 3 K g f d k z I U G K d G 3 y P L 3 M p U g n r 0 P P c n T
x Z i 6 7 B W C P S 0 a c 4 A l K j M J 0 P x 8 5 X Z Q C h j E h 4 3 C H 3 c g l f 9 b z n e T T C + l i H q 7 G f v o Q I T d
T O Z T H F u l z 6 S C g U t T n U w Q F d X Z H J D s 0 C 2 1 V E N c S / N 0 X u d X L y 0 n I B w W K w z H A o G B A 0 s 7
z f B A 2 I O F i m 3 0 H N a M j M U Y v t p o + Q Q N G S w Q J r w 9 1 r E b y r C d / 0 9 r U D 5 Y L d d P R h w q 1 j Y J
q R D G N 6 g q A N R i T k J s Z y v Q z 8 1 a E q l p 3 W m G 4 h P w i t y m h l p g Q 4 m F m Z U 8 8 I M Y a Q 9 D h 8 V p
D v 6 k T 6 z r a A z B K c 5 n e z j K i s D I t V z i e D b l y 4 T W M X 6 l A o G A J s h 0 z G s L 3 v w s p G D p K P Q F
U y 9 3 / 0 0 + Q i 9 j Y 3 / w R F o g N p H M X M S B N q 2 i J x j W R R U d n 5 T 6 j S 7 9 8 r i 4 7 C X f J m M T k T 1 8
E X g s p 7 F 7 0 r 9 6 D o W 8 U M 8 p J 1 P / g L A e t b x K w f V n 2 h 3 x e v 3 h y n 7 5 S C I h e t n I R G T N 4 X D o
F + A N V b R p r l L G E C C Z n x e X v o c C g Y E A h L n f v m 3 s K 3 + p 2 o u l l g C b Y t C 1 J V 6 0 7 D w T Q 5 n
7 L q v k o r t 2 K 2 t S r B w P F 0 g s G X I V 0 h M S X 0 1 6 Y M 0 E F J y 2 W M G a T A l H n H Z b j K u a 0 y U w 2 A Z
2 7 u n 6 k w D b q b 2 N H g v a i d S R Y X W c Y h W 6 S o Y D d H E K v t A Y E H 1 R s L Y o f i W R a R 5 w I j / 7 2 n F
Z Z Q 9 p Q k C g Y E A 7 I 0 0 4 D 9 S v s V y t a e N 4 R d m b p X Y h o n t o Y T o r L 3 4 3 B / h A X Y g G E N K E f T K
V f b w e L G Q 6 G a 8 K 9 9 Y A R b x 2 / 3 F 0 Y q b G K U t U p g x V w h q u y B t c U x q 6 + v r 4 r i U P 6 M 2 Z w 5 5
y 3 C q m e 6 6 + P 0 8 K a 0 N j j W x b + k s g 0 0 h g c m E h l n z + 3 M W N 0 D i a c x H f f H 0 C h M =
-----END RSA PRIVATE KEY-----
```

- 2011.07.18: issue with gdb not able to read privileged SRs root-caused: <http://sourceware.org/ml/gdb/2011-07/msg00073.html>
- 2011.07.19: tensilica guys suggested the following solution for gdb:

I guess you can just make sure you don't mark new registers as PRIVILEGED in `./gdb/xtensa-config.c`

- 2011.07.24: second PATCH patchset sent to qemu-devel <http://lists.nongnu.org/archive/html/qemu-devel/2011-07/msg02529.html>
- 2011.09.01: third PATCH patchset sent to qemu-devel <http://lists.nongnu.org/archive/html/qemu-devel/2011-08/msg03888.html>
- 2011.09.02: fourth PATCH patchset sent to qemu-devel <http://lists.nongnu.org/archive/html/qemu-devel/2011-09/msg00165.html>
- 2011.09.06: fifth PATCH patchset sent to qemu-devel <http://lists.nongnu.org/archive/html/qemu-devel/2011-09/msg00695.html>
- 2011.09.10: fifth PATCH patchset hit the qemu mainline: <http://lists.nongnu.org/archive/html/qemu-devel/2011-09/msg01298.html>

qemu

From: <http://wiki.osll.ru/> - **Open Source & Linux Lab**

Permanent link: <http://wiki.osll.ru/doku.php/etc:users:jcmvbkbc:qemu-target-xtensa?rev=1315698283>

Last update: **2011/09/11 03:44**



