skip to content
Open Source & Linux Lab
It's better when it's simple
User Tools
Log In
Site Tools
Search
Tools
Old revisions
Backlinks
Recent Changes
Media Manager
Sitemap
Log In
>
Recent Changes
Media Manager
Sitemap
You are here:
О нас
»
/etc...
»
User pages
»
Осьмилис/jcmvbkbc/octofox sapiens
»
QEMU support for Xtensa
»
Cycle-accurate pipeline
Sidebar
Main
О нас
Новости
Студентам
Проекты
Наука
События
Участники
Links
Трекер
GitHub
etc:users:jcmvbkbc:qemu-target-xtensa:pipeline
Cycle-accurate pipeline
5-stage pipeline:
I instruction memory read;
R instruction decode, register access;
E ALU operation, effective address generation;
this stage may be delayed if it accesses a register affected by an earlier load instruction that has not yet reached M stage;
M memory access;
W register write back;
DSYNC < ESYNC < RSYNC < ISYNC
etc/users/jcmvbkbc/qemu-target-xtensa/pipeline.txt
· Last modified: 2016/08/08 20:53 by
kel
Page Tools
Old revisions
Backlinks
ODT export
Export to PDF
Rename Page
Back to top